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Abstract-SiGe device islands have been synthesised by Ge' 
ion implantation of doses of 0.45 x 10'6Ge'/cm2 to 4.05 
x10'6Ge'/cm2 at lOOkeV or 200keV into patterned (100) 
bulk silicon wafers. The control of 'mask edge defects' 
and 'end of range' defects has been achieved by applying 
Si' post-amorphisation, where the ions are implanted into 
a wider window, and by using solid phase epitaxial 
regrowth. Defect free SiGe alloy islands with a peak Ge 
concentration of -6at % and minority carrier generation 
lifetimes comparible to bulk silicon (-ps) have been 
successfully produced. The integration of this synthesis 
process into CMOS and bipolar technologies is discussed. 
Realization of shallower islands, with dimensions more 
consistent with future generations of advanced devices 
and with higher Ge contents, is in hand 
I. INTRODUCTION 
The drive to manufacture silicon integrated circuits (IC) with 
increased functionality, higher speeds and lower unit costs 
has largely been achieved during the last thirty years by 
miniaturisation through the application of scaling rules. 
Current wisdom is that in 2005/2006 the realisation of CMOS 
devices with channel lengths of about 0.05 Fm [ 11 will signal 
the 'End of the RoadMap' [2] and the end of an era of 
unprecedented growth. During recent years, with decreasing 
device dimensions, it has become difficult to achieve 
performance enhancements without the introduction into bulk 
silicon processing of new materials, architectures and 
technologies. Trench isolation, silicon on insulator (SOI), 
SiGe and copper metallisation are all examples of this trend. 
Increasingly, the incorporation of Si/SiGe heterostructures is 
seen to be a means of enhancing the performance of silicon 
ICs and maybe extending the RoadMap [3]. The benefit stem 
from the ability to engineer the band structure, incorporate 
strained layers and achieve enhanced carrier mobilities. 
However, integration of SiGe technology in high volume 
silicon processing initially incurs lower yields and higher 
costs. Realisation of the full benefits of SiGe necessitates 
additional device and processing complexity and, in the 
future, may necessitate the introduction of SiGe selective 
epitaxial growth (SEG) [4] The aim of this paper is to explore 
the possibility of extending bulk silicon processing by the 
incorporation of local area Get implantation to synthesise 
alloy islands. Such a high yield, low cost technology could 
complement SiGe epitaxy (MBE, CVD) but, for reasons of 
limited composition and interfacial abruptness, would not 
compete with epitaxial SiGe technology. 
Implantation of Ge+ ions to pre;amorphise near surface 
silicon layers, to inhibit channelling and achieve tighter 
control of dopant profiles [5], and selected area implantation 
into windows [6] are both'well-established procedures. These 
processes incorporate solid phase epitaxial growth (SPEG), 
where the different epitaxial growth rates on different 
crystallographic planes [7] can give rise to 'mask edge 
defects' (MED) [8] and regrowth itself to the formation of 
'end of range' defects (EOR) [8]. Synthesis of alloy material 
by Ge' implantation into partially processed bulk silicon 
devices was reported in the early 1990s [10,11] and more 
recently by Jiang and Elliman [ 101 and Lombard0 et a1 [ 111, 
who reported some enhanced device performances but, also, 
the presence of extended defects in the vicinity of the active 
regions. Similar observations have been reported by Mitchell 
et al [ 121. Novel vertical channel MOS devices incorporating 
Ge' implantation to achieve graded electric fields along the 
channel have recently been reported by Liu et a1 [13] as a 
route to further device miniaturisation. 
11. EXPERIMENTAL DETAILS 
Silicon (loo), 5 to 10 Qcm wafers have been patterned using 
LOCOS and etched thermal oxides to form windows with a 
range of widths from 1 pm to 1Opm. These wafers were 
implanted with 100 keV or 200 keV Ge' ions to synthesis 
SiGe alloy islands. Selected samples were mounted on a 
liquid nitrogen cooled sample holder and implanted with 500 
keV Si' ions to post-amorphise the islands to a depth 
significantly greater than the thickness of the initial 
amorphous layer formed by the Ge' implantation. Samples 
were annealed in flowing Ar gas at 700°C for 20 minutes 
followed by a RTA at 1000°C for 30 seconds. Experimental 
details and the peak Ge composition are listed in Table I .  The 
implanted and annealed samples were examined in cross- 
section (XTEM) in a Philips CM200 transmission electron 
microscope to determine the extent and nature of extended 
defects. The Ge concentration depth profiles were determined 
by 1.5 MeV Rutherford Backscatter Spectroscopy (RBS) and 
the electrical quality of the alloy layers was quantified by 
determining the generation lifetime ( T ~ ~ " )  by monitoring the 
recovery of voltage pulsed MOS capacitors. 
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Table1 : Implantation details and peak Ge content. 
ion Energy Dose Peak 
(KeV) ( 10'6/cm2) Ge content I 
Ge' 
I Si' I 500 1 0.6 
100,20 0.45,1.86, 1 at% 
0 3.15,4.05 to 14at% 
The capacitors were formed by evaporation of a thin AI film 
as the electrode on gate oxides grown by low temperature 
( 100°C) plasma anodisation. 
111. RESULTS AND DISCUSSION 
Figure l(a) to (e) shows XTEM micrographs from LOCOS 
patterned wafers implanted with 200 keV Ge' followed by 
thermal processing to achieve SPEG, where the nominal 
width of the windows is 1 pm although the actual width is 
typically 0.5 ym due to the encroachment of the bird's beak. 
Figure l(a) to l(d) show the evolution of the extended defects 
with increasing dose. 
C 
Fig 1: XTEM micrographs from LOCOS patterned wafers 
implanted with 200 keV Ge' followed by thermal processing 
At the lowest dose of 0.45 x 10l6 Ge'/cm2 the only defects 
visible in the microscope are end of range (EOR) defects, 
there being no defects beneath the bird's beak nor in the 
vicinity of the synthesised alloy island. Increasing the dose to 
4 . 0 5 ~ 1 0 ' ~  Ge'lcm' (Figure l(d)) gives a peak Ge 
concentration of 9at% and results in damage forming beneath 
the bird's beak which HRXTEM shows consists primarily of 
twins, consistent with reports in the literature [14]. Although 
the extent of the defective silicon increases with increasing 
dose there are no extended defects at the centre of the alloy 
islands. Post-amorphisation of the sample shown in Figure 
l(e) with 500 keV Si' ions followed by solid phase epitaxial 
growth (a technique reported by Zhang et al [I51 to control 
EOR defects (EPIFAB)) failed to annihilate the defects 
beneath the bird's beak but does push the EOR defects to a 
greater depth, remote from the active region of any 
subsequently fabricated devices. Figure 2(a) to (e) shows 
XTEM images from the patterned oxide wafers after 
implantation with 100 keV Ge' and SPEG, where the 
windows were initially $y etched followed by a wet etch to 
remove the final 100 A of oxide to avoid plasma induced 
damage. As a consequence of this treatment the windows 
have a periphery at -10" to the vertical and curvature at the 
intercept with the surface of the silicon. For the two smaller 
doses, Figure l(a) and (b), EOR defects are visible beneath 
the window and mask edge defects (MED) are evident just at 
the periphery of the windows [16]. No defects are evident 
within the alloy island, which has a peak Ge content of 6at%. 
Increasing the dose to achieve peak Ge compositions of 9at% 
andl4at% (Figure l(c) and (d)) results in the creation of 
strain related extended defects [ 181 that nucleate within the 
alloy island in the vicinity of the peak of the Ge distribution 
and extend to the surface. 
Fig 2: XTEM images from the patterned oxide wafers after 
implantation with 100 keV Ge' and SPEG 
Application of the EPIFAB technique by implanting Si' ions 
into the existing windows again pushes the EOR defects deep 
beneath the surface but fails to annihilate the MED nor the 
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strain induced defects in the alloy islands. These experiments 
confirm that the application of the EPIFAB process enables 
the location of EOR defects to be controlled. 
Control of the MED has been achieved by opening the oxide 
windows prior to the Si' implantation which permits the 
complete alloy island to be amorphised, as shown in Figure 
3(a) to (c). 
Gc +, Post  smwph Si + 
Fig 3: Control of MED by opening the oxide windows prior 
to the Si' implantation. 
The schematics in the figure illustrate the concept. Figure 
l(a) shows a typical sample, which has been implanted with 
100 KeV Ge' to a dose of 1.86 x 10l6 Ge+/cm2 (6%). As 
before the EOR and MED are visible. Application of the 
EPIFAB process, where the Si' ions are implanted through 
the same window (Figure 3(b)), fails to annihilate the MED 
although the EOR defects are pushed deep beneath the alloy 
island. However Si' implantation through wider windows 
where the mask edge is displaced by 0.5 pm (Figure 3(c)), 
successfully eliminates the original MED and results in 
defect free SiGe alloy islands. New MED are formed at the 
edge of the wider mask but these are remote from the active 
regions of subsequently fabricated devices and thus are 
innocuous. These experiments have confirmed that the 
formation of extended defects in these Ge implanted, 
patterned wafers is consistent with earlier studies of 
implanted dopant impurities. For example MED are primarily 
twins orientated on [ I l l ]  planes [I61 whose presence is in 
part due to the different epitaxial growth rates on different 
crystal planes. The formation of EOR defects are a 
consequence of implantation induced excess Si interstitials in 
the vicinity of the original amorphous/crystalline interface, 
which precipitate during thermal processing and evolve into 
dislocation loops [17]. 
Subsequent amorphisation by Si' implantation and opening 
of larger windows followed by SPEG (EPIFAB) has been 
shown to inhibit the formation of both types of defects, which 
are potential causes of junction leakage currents, in the 
In contrast the strain related defects, which originate at the 
peak of the Ge distribution, visible in Figure 2(c) to (e), 
cannot be inhibited nor annihilated by the application of the 
EPIFAl3 process. The formation of these projected range 
defects has been discussed by Cristiano et a1 who have 
developed an empirical model to predict their nucleation and 
growth[lS]. These workers find that there is a critical value 
of the elastic strain energy in these implanted structures with 
graded interfaces (-300 mJ/m2) above which the implanted 
layers relax through the formation of extended defects. 
However, at the modest anneal temperatures used in this 
work the defective layers remain almost fully strained, with 
little relaxation [ 181. Figure 4, taken from Cristiano et al, 
includes the peak Ge concentration of the samples 
investigated in this study superimposed upon their data. It can 
be seen that nucleation of extended defects within the 
synthesised alloy islands (Figure 2) is consistent with the 
model. The viability of the synthesised dislocation free SiGe 
layers as device islands has been assessed by determining the 
minority carrier generation lifetime. MOS capacitors with a 
100 A gate oxide grown by low temperature plasma 
anodisation were fabricated and measured using standard C- 
V techniques. Capacitance-transients were produced by 
applying a fast rise time step voltage to drive the capacitor 
from strong inversion into the deep depletion condition. The 
collected data was reduced to Zerbst plots as shown in Figure 
5(a) and (b). 
A sample implanted only with Ge' ions (Figure 5(a)) shows 
two distinct regions corresponding to (i) the SiGe alloy 
region and (ii) the region containing the EOR defects. The 
generation lifetimes extracted are 0.3 ps and 13 ns, 
respectively. The former is a value that is typiqal of good 
quality bulk silicon. 
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Fig'!: Relaxation model from Cristiano et a1 for graded Ge 
profils at differents energies and peak concentrations, the 
symbol (e) represents the experimental data in this work. 
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Figure 5(b) shows similar data collected from a sample that 
has been subsequently amorphised with a Si' implantation 
followed by SPEG (EPIFAB). For this sample the gradient of 
the curve gives a value of -0.15 ys from the surface to a 
depth that is both below the alloy layer and the position of the 
original EOR defects, confirming that the EPIFAB process 
yields good quality material. 
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Fig5: Zerbst plots for (a) an implanted and annealed sample 
only (b) a sample that has been subsequently amorphised 
with Si' implantation followed by SPEC (EPIFAB) 
The application of this synthesis method has been 
investigated for both MOS and bipolar circuits where the 
addition of a few processing steps enables synthesised SiGe 
alloy layers to be incorporated into CMOS and bipolar bulk 
silicon technologies 
1V.CONCLUSIONS 
In summary, SiGe device islands have been synthesised by 
Ge' ion implantation into patterned bulk silicon substrates. 
By the addition of two or three process steps to permit the 
alloy islands to be amorphised by Si' implantation (EPIFAB) 
and by opening larger windows it has been shown that the 
formation of extended defects can be controlled so that the 
islands are free of MED and EOR defects. The formation of 
strain related defects that nucleate at the vicinity of the peak 
of the Ge distribution and extend up to the surface, is found 
to be consistent with the published elastic strain model of 
Cristiano et al, which permits the limiting peak Ge 
concentration that can be achieved without relaxation and 
creation of extended defects (typically under our conditions 
8at% to 14at%), to be predicted. The alloy island are found to 
have minority carrier generation lifetimes that are of order ys, 
which is typical of bulk silicon. Current investigations 
include the fabrication of all implanted SiGe devices and the 
realisation of shallower layers, by the implantation of Ce' 
ions at energies as low as 20 keV, to fabricate islands with 
dimensions more consistent with future generations of 
advanced devices. 
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